Changes

Langage VHDL

1 byte removed, 10:55, 27 June 2016
/* entity */
port( -- délcaration ports IN/OUT );
end NOM_ENTITY;
 
=== architecture ===
952
edits