Open main menu

Changes

Langage VHDL

42 bytes added, 21:39, 11 May 2016
/* VHDL Code */
port( -- délcaration ports IN/OUT );
end NOM_ENTITY;
 
 
=== architecture ===
 
=== component ===
== Link ==
Philoux
952
edits