Changes
Jump to:
navigation
,
search
Langage VHDL
42 bytes added
,
21:39, 11 May 2016
/* VHDL Code */
port( -- délcaration ports IN/OUT );
end NOM_ENTITY;
=== architecture ===
=== component ===
== Link ==
← Older edit
Newer edit →
Philoux
952
edits
Navigation menu
Personal tools
Create account
Log in
Namespaces
Special page
Variants
Views
More
Search
Navigation
Main page
Recent changes
Random page
Tools
Special pages