Changes
/* Description Project */
''In English :'' With an electronics board created by the ETML-ES School and equiped with a FPGA, realization of logic schemtatics concerning the 7 Segments dispaly (0 to F) under Quartus.
* 4 inputs : (switches) <gallery>File:Table de vérité.jpg | table de verité</gallery>
== Project Source ==
