Changes
Jump to:
navigation
,
search
Talk:Langage VHDL
2 bytes added
,
21:12, 27 July 2016
1) la table de vérité est juste, mais erreur dans la transcription schématique et dans les équations.
1a) correction :
Fa : A /B CD + A /(BCD) + /(AB) C /D + AB /C D
← Older edit
Newer edit →
Philoux
952
edits
Navigation menu
Personal tools
216.73.216.181
Talk for this IP address
Create account
Log in
Namespaces
Special page
Variants
Views
More
Search
Navigation
Main page
Recent changes
Random page
Tools
Special pages
Printable version